Version: B

2018-09-05

Specification for Approval

Customer:	_
Model Name:_	

Si	Customer approval		
R&D Designed	R&D Approved	QC Approved	
Peter	Peng Jun		

Version: B

2018-09-05

Revision Record

REV NO.	REV DATE	CONTENTS	Note
Α	2014-04-28	NEW ISSUE	
В	2018-09-05	MODIFY VIEWING	

Version: B

2018-09-05

Table of Contents

List	Description	Page No.
	Cover	1
	Revision Record	2
	Table of Contents	3
1	Scope	4
2	General Information	4
3	External Dimensions	5
4	Interface Description	6
5	Absolute Maximum Ratings	7
6	Electrical Characteristics	8
7	Timing Characteristics	8
8	Backlight Characteristics	13
9	Optical Characteristics	14
10	Reliability Test Conditions and Methods	16
11	Inspection Standard	17
12	Handling Precautions	21
13	Precaution for Use	22
14	Packing Method	22



Version: B

2018-09-05

1. Scope

This specification defines general provisions as well as inspection standards for TFT module supplied by AMSON electronics.

If the event of unforeseen problem or unspecified items may occur, naturally shall negotiate and agree to solution.


2. General Information

ITEM	STANDARD VALUES	UNITS
LCD type	2.8"TFT	
Dot arrangement	240(RGB)×320	dots
Color filter array	RGB vertical stripe	
Display mode	TN / Transmission / Normally White	
Viewing Direction	6 o'clock(Gray scale inversion)	
Eyes Viewing Direction	12 O'clock	
Driver IC	ILI9341V	
Module size	50.0(W)×69.2(H)×2.5(T)	mm
Active area	43.2(W)×57.6(H)	mm
Dot pitch	0.18(W)×0.18(H)	mm
Interface	4-lines_8bit / 3-lines_9bit SPI 8-/ 9-/16-/18-bit 8080-series system interface 6-/16-/18-bit RGB interface	
Operating temperature	-20 ~ +70	°C
Storage temperature	-30 ~ +80	°C
Back Light	4 White LED In Parallel	
Weight	TBD	g

Version: B

2018-09-05

3. External Dimensions





Version: B

2018-09-05

4. Interface Description

Pin		4. Interface Description							
LEDA	Pin	Symbol				Description.			
A	1	LEDK	LED backlig	nt (Cat	hode).				
LEDA LED backlight (Anode)	2	LEDA	LED backlig	ht (And	ode).				
Section System interface Mode System interface Mode System interface Mode Mix	3	LEDA	LED backlight (Anode).						
System interface Mode	4	LEDA	LED backlig	ht (And	ode).				
Mode	5	LEDA	LED backlig	nt (And	ode).				
No. Company				face M	lode				
The color of the	6	IMO		1					
The image			l 			-			
NRESET Reset input pin, Active "L" SYNC Vertical sync signal in RGB I/F.	_								
NRESET Name	7	IM1	0 0	1	1				
NRESET Reset input pin, Active "L" Syrvc Vertical sync signal in RGB /F.						I.			
1 0 0 1 180-system 8-bit interface DB[17:0] 1 0 1 0 180-system 9-bit interface DB[17:0] 1 0 1 0 1 1 180-system 9-bit interface DB[17:0] 1 1 1 0 1 1 180-system 9-bit interface DB[17:0] 1 1 1 0 1 3-wires_9-bit SPI CSX.DI.SDO.SCL 1 1 1 0 4-wires_8-bit SPI CSX.DI.SDO.SCL 1 1 1 1 1 0 4-wires_8-bit SPI CSX.DI.SDO.SCL 1 1 1 1 1 1 1 1 1			l 			_			
IM3	8	IM2							
1			l 						
1		13.40	1 0	1	1	i80-system 9-bit interface II			
10 NRESET Reset input pin, Active "L". 11 VSYNC Vertical sync signal in RGB I/F. 12 HSYNC Horizontal sync signal in RGB I/F. 13 DOTCLK Pixel clock signal in RGB I/F. 14 ENABLE Data enable signal in RGB I/F mode 15 D17 16 D16 17 D15 18 bit 19 D13 20 bit 20 D12 21 D11 22 D10 23 D9 24 D8 25 D7 26 D6 27 D5 28 D4 29 D3 30 D2 31 D1 Reset input data by signal in RGB I/F. Bit if RGB I/F. Bit if Pixel bit if RGB I/F is used. Bit if Pixel bit I/F: DB [7:0] is used. Bit if Pixel DB [7:10] is used. Bit I/F: DB [7:10] is used. Bit I/F: DB [7:10] is used. Bit I/F: DB [17:10] is us	9	IM3	l	0					
11 VSYNC Vertical sync signal in RGB I/F. 12 HSYNC Horizontal sync signal in RGB I/F. 13 DOTCLK Pixel clock signal in RGB I/F. 14 ENABLE Data enable signal in RGB I/F mode 15 D17 16 D16 17 D15 18 D14 19 D13 20 D12 20 D12 21 D11 22 D10 23 D9 24 D8 25 D7 26 D6 27 D5 28 D4 29 D3 30 D2 31 D1 // Vertical Subscission in RGB I/F. // But it is closed. // If the proper is in RGB I/F is mode // But it is present. // But it is used. // But it									
12 HSYNC Horizontal sync signal in RGB I/F. 13 DOTCLK Pixel clock signal in RGB I/F. 14 ENABLE Data enable signal in RGB I/F mode 15 D17 16 D16 17 D15 18-bit parallel bi-directional data bus for MPU- I system: 18 D14 8-bit I/F: DB [7:0] is used. 19 D13 9-bit I/F: DB [8:0] is used. 20 D12 18-bit I/F: DB [15:10] is used. 21 D11 18-bit I/F: DB [17:0] is used. 22 D10 18-bit parallel bi-directional data bus for MPU- II system: 23 D9 8-bit I/F: DB [17:10] is used. 24 D8 9-bit I/F: DB [17:10] is used. 25 D7 18-bit I/F: DB [17:10] and DB [8:1] is used. 16-bit I/F: DB [17:0] is used. 18-bit I/F: DB [17:0] is used. 26 D6 27 D5 18-bit input data bus for RGB I/F. 6-bit/pixel: DB[5:0] is used; 16-bit/pixel: DB[5:0] is used; 29 D3 18-bit imut data bus for RGB I/F. 6-bit/pixel: DB[1			• •						
13 DOTCLK Pixel clock signal in RGB I/F. 14 ENABLE Data enable signal in RGB I/F mode 15 D17 16 D16 17 D15 18 D14 19 D13 20 D12 21 D11 22 D10 23 D9 24 D8 25 D7 26 D6 27 D5 28 D4 29 D3 30 D2 31 D1 18-bit parallel bi-directional data bus for MPU- II system: 8-bit I/F: DB [17:10] is used. 18-bit parallel bi-directional data bus for MPU- II system: 8-bit I/F: DB [17:10] is used. 9-bit I/F: DB [17:10] is used. 18-bit input data bus for RGB I/F. 6-bit/pixel: DB[5:0] is used; 16-bit/pixel: DB[5:0] is used; 18-bit input data bus for RGB I/F. 6-bit/pixel: DB[17:13]=R[4:0], DB[11:6]=G[5:0] and DB[5:1]=B[4:0]; 18-bit input data bus for RGB I/F. 6-bit/pixel: DB[17:13]=R[4:0], DB[11:6]=G[5:0] and DB[5:0]=B[5:0]; Connect unused pins to GND.	-			Vertical sync signal in RGB I/F.					
Data enable signal in RGB I/F mode 15	12	HSYNC	Horizontal sync signal in RGB I/F.						
15	13	DOTCLK	Pixel clock s	ignal ir	n RGB	I/F.			
16 D16 17 D15 18 D14 19 D13 20 D12 21 D11 22 D10 23 D9 24 D8 25 D7 26 D6 27 D5 28 D4 29 D3 30 D2 31 D1 18-bit parallel bi-directional data bus for MPU- II system: 8-bit I/F: DB [17:0] is used. 18-bit I/F: DB [17:10] is used. 9-bit I/F: DB [17:10] and DB [8:1] is used. 16-bit I/F: DB [17:10] and DB [8:1] is used. 18-bit input data bus for RGB I/F. 6-bit/pixel: DB[5:0] is used; 16-bit/pixel: DB[5:0] is used; 16-bit/pixel: DB[17:13]=R[4:0], DB[11:6]=G[5:0] and DB[5:1]=B[4:0]; 18-bit input data bus for RGB I/F. 6-bit/pixel: DB[17:12]=R[5:0], DB[11:6]=G[5:0] and DB[5:0]=B[5:0]; Connect unused pins to GND.	14	ENABLE	Data enable	signal	in RG	B I/F mode			
17	15	D17							
18 D14 8-bit I/F: DB [7:0] is used. 19 D13 9-bit I/F: DB [8:0] is used. 20 D12 18-bit I/F: DB [15:10] is used. 21 D11 22 D10 18-bit parallel bi-directional data bus for MPU-II system: 23 D9 8-bit I/F: DB [17:10] is used. 24 D8 16-bit I/F: DB [17:10] and DB [8:1] is used. 25 D7 18-bit I/F: DB [17:10] is used. 26 D6 27 D5 18-bit input data bus for RGB I/F. 6-bit/pixel: DB[5:0] is used; 6-bit/pixel: DB[5:0] is used; 16-bit/pixel: DB[17:13]=R[4:0], DB[11:6]=G[5:0] and DB[5:1]=B[4:0]; 29 D3 18-bit/pixel: DB[17:12]=R[5:0], DB[11:6]=G[5:0] and DB[5:0]=B[5:0]; 30 D2 31 D1	16	D16							
19 D13 20 D12 21 D11 22 D10 23 D9 24 D8 25 D7 26 D6 27 D5 28 D4 29 D3 31 D1 9-bit I/F: DB [17:12] is used. 18-bit parallel bi-directional data bus for MPU-II system: 8-bit I/F: DB [17:10] is used. 9-bit I/F: DB [17:10] is used. 16-bit I/F: DB [17:10] and DB [8:1] is used. 16-bit I/F: DB [17:10] and DB [8:1] is used. 18-bit I/F: DB [17:10] and DB [8:1] is used. 18-bit I/F: DB [17:10] is used. 18-bit I/F: DB [17:10] and DB [8:1] is used. 18-bit I/F: DB [17:10] is used. 18-bit I/F: DB [17:10] and DB [8:1] is used. 18-bit I/F: DB [17:10] is used. 18-bit I/F: DB [17:10] is used. 18-bit I/F: DB [17:10] is used. 18-bit I	17	D15	18-bit paralle	el bi-dii	rection	al data bus for MPU- I syster	m:		
16-bit /F: DB [15:10] is used. 18-bit /F: DB [17:0] is used. 18-bit /F: DB [17:0] is used. 18-bit /F: DB [17:0] is used. 22 D10	18	D14			-				
20 D12 18-bit I/F: DB [17:0] is used. 18-bit I/F: DB [17:0] is used. 18-bit parallel bi-directional data bus for MPU-II system: 8-bit I/F: DB [17:10] is used. 9-bit I/F: DB [17:10] is used. 16-bit I/F: DB [17:10] and DB [8:1] is used. 18-bit I/F: DB [17:0] is used. 18-bit I/F: DB [17:0] is used. 18-bit I/F: DB [17:0] is used. 18-bit input data bus for RGB I/F. 6-bit/pixel: DB[5:0] is used; 16-bit/pixel: DB[17:13]=R[4:0], DB[11:6]=G[5:0] and DB[5:1]=B[4:0]; 18-bit/pixel: DB[17:12]=R[5:0], DB[11:6]=G[5:0] and DB[5:0]=B[5:0]; Connect unused pins to GND. 20-bit I/F: DB [17:12]=R[5:0], DB[11:6]=G[5:0] and DB[5:0]=B[5:0]; Connect unused pins to GND. 20-bit I/F: DB [17:12]=R[5:0], DB[11:6]=G[5:0] and DB[5:0]=B[5:0]; 20-bit I/F: DB [17:12]=R[5:0]; 20-	19	D13		-	-				
21 D11 22 D10 23 D9 24 D8 25 D7 26 D6 27 D5 28 D4 29 D3 30 D2 31 D1 18-bit parallel bi-directional data bus for MPU- II system: 8-bit I/F: DB [17:10] is used. 9-bit I/F: DB [17:10] and DB [8:1] is used. 18-bit I/F: DB [17:10] is used. 18-bit I/F: DB [17:0] is used. 18-bit input data bus for RGB I/F. 6-bit/pixel: DB[5:0] is used; 16-bit/pixel: DB[17:13]=R[4:0], DB[11:6]=G[5:0] and DB[5:1]=B[4:0]; 18-bit input data bus for RGB I/F. 6-bit/pixel: DB[5:0] is used; 16-bit/pixel: DB[17:13]=R[4:0], DB[11:6]=G[5:0] and DB[5:1]=B[4:0]; 18-bit input data bus for RGB I/F. 6-bit/pixel: DB[5:0] is used; 18-bit input data bus for RGB I/F. 6-bit/pixel: DB[17:13]=R[4:0], DB[11:6]=G[5:0] and DB[5:0]=B[5:0]; 18-bit input data bus for RGB I/F. 6-bit/pixel: DB[17:13]=R[4:0], DB[11:6]=G[5:0] and DB[5:0]=B[5:0]; 18-bit input data bus for RGB I/F. 18-bit	20	D12							
23 D9 24 D8 25 D7 26 D6 27 D5 28 D4 29 D3 30 D2 31 D1 8-bit I/F: DB [17:10] is used. 9-bit I/F: DB [17:10] and DB [8:1] is used. 18-bit I/F: DB [17:0] is used. 18-bit I/F: DB [17:1] is used. 18-bit I/F: DB [17:0] is used. 18-bit I/F: DB [17:1] is used. 18-bit I/F: DB [17:1] is used. 18-bit I/F: DB [17:0] is used. 18-bit I/F: DB [17:1] is used. 18-bit I/F: DB [17:0] is used. 18-bit I/F: DB [17	21	D11		- [J .5 G				
24 D8 24 D8 25 D7 26 D6 27 D5 28 D4 29 D3 30 D2 31 D1 9-bit I/F: DB [17:10] and DB [8:1] is used. 16-bit I/F: DB [17:0] is used. 18-bit I/F: DB [17	22	D10	-				n:		
16-bit I/F: DB [17:10] and DB [8:1] is used. 18-bit I/F: DB [17:0] and DB [8:1] is used. 18-bit I/F: DB [17:10] and DB [8:1] is used. 18-bit I/F: DB [17:	23	D9							
25 D7 26 D6 27 D5 28 D4 29 D3 30 D2 31 D1 18-bit I/F: DB [17:0] is used. 18-bit I/F: DB [17:0] is used. 18-bit input data bus for RGB I/F. 6-bit/pixel: DB[5:0] is used; 16-bit/pixel: DB[17:13]=R[4:0], DB[11:6]=G[5:0] and DB[5:1]=B[4:0]; 18-bit input data bus for RGB I/F. 6-bit/pixel: DB[5:0] is used; 18-bit/pixel: DB[17:13]=R[4:0], DB[11:6]=G[5:0] and DB[5:1]=B[4:0]; 18-bit I/F: DB [17:0] is used.	24	D8							
26 D6 27 D5 28 D4 29 D3 30 D2 31 D1 18-bit input data bus for RGB I/F. 6-bit/pixel: DB[5:0] is used; 16-bit/pixel: DB[17:13]=R[4:0], DB[11:6]=G[5:0] and DB[5:1]=B[4:0]; 18-bit/pixel: DB[17:12]=R[5:0], DB[11:6]=G[5:0] and DB[5:0]=B[5:0]; Connect unused pins to GND.	25	D7							
28 D4 6-bit/pixel: DB[5:0] is used; 16-bit/pixel: DB[17:13]=R[4:0], DB[11:6]=G[5:0] and DB[5:1]=B[4:0]; 18-bit/pixel: DB[17:12]=R[5:0], DB[11:6]=G[5:0] and DB[5:0]=B[5:0]; Connect unused pins to GND.	26	D6		-	-				
28 D4 16-bit/pixel: DB[17:13]=R[4:0], DB[11:6]=G[5:0] and DB[5:1]=B[4:0]; 18-bit/pixel: DB[17:12]=R[5:0], DB[11:6]=G[5:0] and DB[5:0]=B[5:0]; Connect unused pins to GND. 31 D1	27	D5							
29 D3 18-bit/pixel: DB[17:12]=R[5:0], DB[11:6]=G[5:0] and DB[5:0]=B[5:0]; 30 D2 Connect unused pins to GND. 31 D1	28	D4							
30 D2 Connect unused pins to GND. 31 D1	29	D3							
	30	D2					,		
32 D0	31	D1							
	32	D0							



Version: B

2018-09-05

33	SDO	Serial output signal in SPI I/F.
34	SDI_SDA	Serial input signal in SPI I/F.
35	RDX	Reads strobe signal to write data when RDX is "Low" in MPU interface.
36	WRX_D/CX	MCU: Serves as a write signal and writes data at the rising edge. 4-line SPI: Serves as command or parameter select.
37	D/CX_SCL	Display data / command selection in 80-series MPU I/F. D/CX ="0": Command D/CX ="1": Display data. SPI: This pin is used serial interface clock in SPI.
38	CSX	Chip select input pin ("Low" enable) in MPU I/F and SPI I/F.
39	TE	Tearing effect output pin to synchronize MPU to frame writing.
40	IOVCC	I/O power supply.
41	IOVCC	I/O power supply.
42	VCI	System power supply.
43	GND	Power ground
44	NC	
45	NC	No connection
46	NC	No connection
47	NC	
48	GND	Power ground
49	GND	Power ground
50	GND	Power ground

5. Absolute Maximum Ratings

Item	Symbol	Min.	Max.	Unit
Logic Supply Voltage	IOVCC	-0.3	4.6	V
Analog Supply Voltage	VCI	-0.3	4.6	V
Input Voltage	Vin	-0.3	IOVCC+0.3	V
Operating Temperature	Тор	-20	70	°C
Storage Temperature	Тѕт	-30	80	°C
Storage Humidity	HD	20	90	%RH




Version: B

2018-09-05

6. DC Characteristics

Item	Symbol	Min.	Тур.	Max.	Unit	Remark
Logic Supply Voltage	IOVCC	1.65	1.8/2.8	3.3	٧	-
Analog Supply Voltage	VCI	2.5	2.8	3.3	٧	-
Input High Voltage	V _{IH}	0.7IOVCC	-	IOVCC	٧	Digital input pins
Input Low Voltage	V _{IL}	GND	-	0.3IOVCC	٧	Digital input pins
Output High Voltage	V _{OH}	0.8IOVCC	ı	IOVCC	>	Digital output pins
Output Low Voltage	V_{OL}	GND	-	0.2IOVCC	٧	Digital output pins
I/O Leak Current	lu	-0.1	ı	0.1	uA	-

7. Timing Characteristics7.1 Reset Timing Characteristics




Symbol	Parameter	Related pins	Min.	Тур.	Max.	Note	Unit
t _{RESW}	Reset low pulse width ⁽¹⁾	RESX	10	-	- 4	<u>-</u>	μs
4	Reset complete time ⁽²⁾	-	5	-	(O)	When reset is applied during Sleep In mode	ms
^l REST	Treset complete time	-	120	46		When reset is applied during Sleep Out mode	ms

Version: B

2018-09-05

7.2 i80-System Interface Timing Characteristics




Signal	Symbo I	Parameter	min	max	Unit	Description
DCV	tast	Address setup time	0	-	ns	
DCX	taht	Address hold time (Write/Read)	0	-	ns	
	tchw	CSX "H" pulse width	0	-	ns	
	tcs	Chip Select setup time (Write)	15	-	ns	
CSX	trcs	Chip Select setup time (Read ID)	45	-	ns	
	trcsfm	Chip Select setup time (Read FM)	355	-	ns	
	tcsf	Chip Select Wait time (Write/Read)	10	-	ns	
	twc	Write cycle	66	-	ns	
WRX	twrh	Write Control pulse H duration	15	-	ns	
	twrl	Write Control pulse L duration	15	-	ns	
	trcfm	Read Cycle (FM)	450	-	ns	
RDX (FM)	trdhfm	Read Control H duration (FM)	90	-	ns	
	trdlfm	Read Control L duration (FM)	355	-	ns	
	trc	Read cycle (ID)	160	-	ns	
RDX (ID)	trdh	Read Control pulse H duration	90	-	ns	
	trdl	Read Control pulse L duration	45	-	ns	
D[47.0]	tdst	Write data setup time	10	-	ns	
D[17:0],	tdht	Write data hold time	10	-	ns	For movimum CL 20nF
D[17:10]&D[8:1], D[17:10],	trat	Read access time	-	40	ns	For maximum CL=30pF For minimum CL=8pF
D[17:10], D[17:9]	tratfm	Read access time	,	340	ns	For minimum OL=opr
D[17.9]	trod	Read output disable time	20	80	ns	

Version: B

2018-09-05

7.3 Display Serial Interface Timing Characteristics (3-line SPI system)




Signal	Symbol	Parameter	min	max	Unit	Description
	tscycw	Serial Clock Cycle (Write)	100	-	ns	
	tshw	SCL "H" Pulse Width (Write)	40	-	ns	
SCL	tslw	SCL "L" Pulse Width (Write)	40	-	ns	
SOL	tscycr	Serial Clock Cycle (Read)	150	-	ns	
	tshr	SCL "H" Pulse Width (Read)	60	-	ns	
	tslr	SCL "L" Pulse Width (Read)	60	-	ns	
SDA / SDI	tsds	Data setup time (Write)	30	-	ns	
(Input)	tsdh	Data hold time (Write)	30	-	ns	
SDA / SDO	tacc	Access time (Read)	10	-	ns	
(Output)	toh	Output disable time (Read)	10	50	ns	
	tscc	SCL-CSX	20	-	ns	
CSX	tchw	CSX "H" Pulse Width	40	-	ns	
CSX	tcss	CSX-SCL Time	60	-	ns	
	tcsh	COA-OOL TIITIE	65	-	ns	

Version: B

2018-09-05

7.4 Display Serial Interface Timing Characteristics (4-line SPI system)




Signal	Symbol	Parameter	min	max	Unit	Description
CSX tcss		Chip select time (Write)	40	-	ns	
		Chip select hold time (Read)	40	-	ns	
	twc	Serial clock cycle (Write)	100	-	ns	
	twrh	SCL "H" pulse width (Write)	40	-	ns	
SCL	twrl	SCL "L" pulse width (Write)	40	-	ns	
SCL	trc	Serial clock cycle (Read)	150	-	ns	
trdh		SCL "H" pulse width (Read)	60	-	ns	
trdl		SCL "L" pulse width (Read)	60	-	ns	
D/CX	tas	D/CX setup time	10	-		
D/CX	tah	D/CX hold time (Write / Read)	10	-		
SDA / SDI	tds	Data setup time (Write)	30	-	ns	
(Input)	tdh	Data hold time (Write)	30	-	ns	
SDA / SDO	tacc	Access time (Read)	10	-	ns	For maximum CL=30pF
(Output)	tod	Output disable time (Read)	10	50	ns	For minimum CL=8pF

Version: B

2018-09-05

7.5 Parallel 24/18/16-bit RGB Interface Timing Characteristics




Signal	Symbol	Parameter	min	max	Unit	Description
VSYNC /	tsyncs	VSYNC/HSYNC setup time	15	-	ns	
HSYNC	t _{SYNCH}	VSYNC/HSYNC hold time	15	-	ns	
DE	t _{ENS}	DE setup time	15	-	ns	
DE	t _{ENH}	DE hold time	15	-	ns	
D[17:0]	t _{POS}	Data setup time	15	-	ns	18/16-bit bus RGB
D[17.0]	t _{PDH}	Data hold time	15	-	ns	interface mode
	PWDH	DOTCLK high-level period	15	-	ns	
DOTCLK	PWDL	DOTCLK low-level period	15	-	ns	
DOTCLK	tcycD	DOTCLK cycle time	100	-	ns	
	t _{rgbr} , t _{rgbf}	DOTCLK,HSYNC,VSYNC rise/fall time	-	15	ns	
VSYNC /	tsyncs	VSYNC/HSYNC setup time	15	-	ns	
HSYNC	t _{SYNCH}	VSYNC/HSYNC hold time	15	-	ns	
DE	t _{ENS}	DE setup time	15	-	ns	
DE	t _{ENH}	DE hold time	15	-	ns	
D[17:0]	t _{POS}	Data setup time	15	-	ns	6-bit bus RGB
D[17:0]	t _{PDH}	Data hold time	15	-	ns	interface mode
	PWDH	DOTCLK high-level pulse period	15	-	ns	
DOTCLK	PWDL	DOTCLK low-level pulse period	15	-	ns	
DOTCER	tcycD	DOTCLK cycle time	100	-	ns	
	t _{rgbr} , t _{rgbf}	DOTCLK,HSYNC,VSYNC rise/fall time	-	15	ns	

Version: B

2018-09-05

8. Backlight Characteristics



Item	Symbol	MIN	TYP	MAX	UNIT	Test Condition
Supply Voltage	Vf	2.9	3.2	3.5	V	If=60mA
Supply Current	lf		60	80	mA	
Luminous Intensity for LCM		180	230		Cd/m ²	If=60mA
Uniformity for LCM		80			%	If=60mA
Life Time		50000			Hr	If=60mA
Backlight Color				White		




Version: B

2018-09-05


9. Optical Characteristics

ITEM	ITEM		CONDITION	MIN.	TYP.	MAX.	UNIT	REMARK
Brightness		BL	θ =φ= 0°	180	230		cd/m²	Note2
Contrast	Ratio	CR	$\theta = \phi = 0^{\circ}$		500			Note3
Response	Time	Tr+ Tf	θ =φ= 0°		16	-	ms	Note4
	Upper	Φ			50	1		
Viewing	Down	U	CR≧10		20	-		Note 5
Angle	Right	(6	OR≦ IU		45			
	Left	φ			45			
	White	Х	$\theta = \phi = 0^{\circ}$	0.22	0.27	0.32		
	vviile	у	θ = ψ= 0	0.24	0.29	0.34		
	Red	X y	A = 0 = 0	0.57	0.62	0.67		
Color Filter	Reu			0.28	0.33	0.38] Note 6
Chromaticity	Green	Х	θ =φ= 0°	0.26	0.31	0.36		Note 6
	Gleen	у	θ -ψ= 0	0.51	0.56	0.61		
	Blue	X	$\theta = \phi = 0^{\circ}$	0.06	0.11	0.16		
	biue	у	θ -ψ= 0	0.03	0.08	0.13		

Note1: Definition of Operation Voltage (Vop)



Note2: Definition of Luminance Uniformity: L = L(MIN) / L (MAX) × 100%




Version: B


2018-09-05

Note 3. Definition of Contrast Ratio: CR = White Luminance (ON) / Black Luminance (OFF)

Note 4. Definition of response time: The response time is defined as the time interval between the 10% and 90% amplitudes.



Note 5. Definition of view angle($\theta \cdot \psi$):



Note 6. Light source: Clight.



Version: B

2018-09-05

10. Reliability Test Conditions and Methods

NO.	TEST ITEMS	TEST CONDITION	INSPECTION AFTER TEST
	High Temperature Storage	80°C±2°C×200Hours	
	Low Temperature Storage	-30°C±2°C×200Hours	
	High Temperature Operating	70°C±2°C×120Hours	Inspection after 2~4hours storage at room temperature,
	Low Temperature Operating	-20°C±2°C×120Hours	the samples should be free from defects:
	Temperature Cycle(Storage)	-20°C \longrightarrow 25°C \longrightarrow 70°C (30min) 1cycle Total 10cycle	LCD. 2, Seal leak. 3, Non-display. 4, Missing segments. 5, Glass crack.
	Damp Proof Test (Storage)	50°C±5°C×90%RH×120Hours	6, Current IDD is twice higher than initial value.
	Vibration Test	Frequency:10Hz~55Hz~10Hz Amplitude:1.5M X,Y,Z direction for total 3hours (Packing Condition)	7, The surface shall be free from damage. 8, The electric characteristic requirements shall be
	Drooping Test	Drop to the ground from 1M height one time every side of carton. (Packing Condition)	satisfied.
	ESD Test	Voltage:±8KV,R:330Ω,C:150PF,Air Mode,10times	

REMARK:

- 1, The Test samples should be applied to only one test item.
- 2. Sample side for each test item is 5~10pcs.
- 3,For Damp Proof Test, Pure water(Resistance $> 10M\Omega$)should be used.
- 4,In case of malfunction defect caused by ESD damage, if it would be recovered to normal state after resetting, it would be judge as a good part.
- 5, EL evaluation should be accepted from reliability test with humidity and temperature: Some defects such as black spot/blemish can happen by natural chemical reaction with humidity and Fluorescence EL has.
- 6, Failure Judgment Criterion: Basic Specification Electrical Characteristic, Mechanical Characteristic, Optical Characteristic.



Version: B

2018-09-05

11. Inspection Standard

This standard apply to C-STN/TFT module

1. Spot check plan:


According to spot check level II,MIL-STD-105D Level II,the rank of accept or reject is below:

3A 级、2A 级:major non-conformance:AQL 0.25 minor non-conformance:AQL

0.4


A 级:major non-conformance: AQL 0.65 minor non-conformance: AQL 1.

2. Inspection condition:



Under daylight lamp $20{\sim}40W_{\textrm{\tiny 3}}$ product distance inspector 'eye 30cm,incline degree $30^{\circ}_{\textrm{\tiny 6}}$

3. LCD area define:



Area A: display area

Area B: VA area

Area C: out of VA area, not in sight after assembly

Remark: non-conformance at area C, but is OK that isn't influence reliability of product & assembly by customer.



Version: B

2018-09-05

4. Inspection standard

4.1 Major non-conformance

NO.	Item	Inspection standard	Rate
4.1.1	Function non-conforma nce	 No display, display abnormally Miss line, short B/L no function or function abnormally TP no function 	
4.1.2	miss	No matter miss what component	major
4.1.3	Out of size	Module dimension out of spec	

4.2 Appearance non-conformance

NO.	ltem	Ins	Inspection standard					
		$\Phi = \frac{(x+y)}{2}$	nce defin	е Φ	x *	у		
		A grade	Mo	st approv	e a'tv			
		Area	A	В	С			
	Black or white	Size (mm)						
4.2.1	spot (power on)	Ф≤0.10	ign	ore		Minor		
		0.10<Φ≤0.15	3	3				
		0.15<Φ≤0.20	2	2	ignore			
		0.20<Φ≤0.25	,	1				
		0.25<Ф 0)]			
		Most approve 4 da	amages, d	ot to dot	≥10mm			



Version: B

2018-09-05

		A grade						
		Size	(mm)	Most	approve	q'ty		
		L(length	W(width)	A B		ВС		
		ignore	W≤0.03	ignore				
4.2.2	Black or white line (power on)	L≤5.0	0.03< W≤0.05	2			Minor	
	·		0.05< W≤0.07	1		ignore		
			0.07 <w< td=""><td>Treat wit non-confo e</td><td></td><td></td><td></td></w<>	Treat wit non-confo e				
		Most appro	ove 3 dama	ges, line to	line ≥10)mm		
400	Polarizer	1) Polarizer attach meet drawing, disallow out of LCD.						
4.2.3	position	2) Polariz require un	Minor					
		(i) crash a	at side (rem	nark: S=ITO	length)			
			X	Υ	Z			
			≤3.0	≤S	igno			
4.2.4	LCD non-conformance	Crash disallow extend to ITO or seal.						
		(II) comm	i) commonly surface scathe					
		Х		Υ		Z		
		≤2.0) <fi< td=""><td>rame edge</td><td>iç</td><td>gnore</td><td></td></fi<>	rame edge	iç	gnore		



Version: B

2018-09-05

		(iii) crack Disallow extend crack	
4.2.5	Contrast voltage warp	VOP/VIcd voltage of confirmed sample \pm 0.15V	Minor
4.2.6	color	Color & luminance of module scope reference spec	Minor
4.2.7	Cross talk	Reference confirmed limit sample	Minor



Version: B

2018-09-05

12. Handling Precautions

12.1 Mounting method

The LCD panel of AMSON TFT module consists of two thin glass plates with polarizes which easily be damaged. And since the module in so constructed as to be fixed by utilizing fitting holes in the printed circuit board.

Extreme care should be needed when handling the LCD modules.

12.2 Caution of LCD handling and cleaning

When cleaning the display surface, Use soft cloth with solvent

[Recommended below] and wipe lightly

- Isopropyl alcohol
- Ethyl alcohol

Do not wipe the display surface with dry or hard materials that will damage the polarizer surface.

Do not use the following solvent:

- Water
- Aromatics

Do not wipe ITO pad area with the dry or hard materials that will damage the ITO patterns Do not use the following solvent on the pad or prevent it from being contaminated:

- Soldering flux
- Chlorine (CI), Sulfur (S)

If goods were sent without being silicon coated on the pad, ITO patterns could be damaged due to the corrosion as time goes on.

If ITO corrosion happen by miss-handling or using some materials such as Chlorine (CI), Sulfur (S) from customer, Responsibility is on customer.

12.3 Caution against static charge

The LCD module use C-MOS LSI drivers, so we recommended that you:

Connect any unused input terminal to VDD or GND, do not input any signals before power is turned on, and ground your body, work/assembly areas, and assembly equipment to protect against static electricity.

12.4 packing

- Module employs LCD elements and must be treated as such.
- Avoid intense shock and falls from a height.
- To prevent modules from degradation, do not operate or store them exposed direct to sunshine or high temperature/humidity

12.5 Caution for operation

- It is an indispensable condition to drive LCD's within the specified voltage limit since the higher voltage then the limit cause the shorter LCD life.
- An electrochemical reaction due to direct current causes LCD's undesirable deterioration, so that the use of direct current drive should be avoided.
- Response time will be extremely delayed at lower temperature then the operating temperature range and on the other hand at higher temperature LCD's how dark color in them. However those phenomena do not mean malfunction or out of order with LCD's, which will come back in the specified operation temperature.
- If the display area is pushed hard during operation, some font will be abnormally displayed but it resumes normal condition after turning off once.
- Slight dew depositing on terminals is a cause for electro-chemical reaction resulting in terminal open circuit.
 - Usage under the maximum operating temperature, 50%Rh or less is required.



Version: B

2018-09-05

12.6 storing

In the case of storing for a long period of time for instance, for years for the purpose or replacement use, the following ways are recommended.

- Storage in a polyethylene bag with the opening sealed so as not to enter fresh air outside in it. And with no desiccant.
- Placing in a dark place where neither exposure to direct sunlight nor light's keeping the storage temperature range.
- Storing with no touch on polarizer surface by the anything else.
 [It is recommended to store them as they have been contained in the inner container at the time of delivery from us.

12.7 Safety

- It is recommendable to crash damaged or unnecessary LCD's into pieces and wash off liquid crystal by either of solvents such as acetone and ethanol, which should be burned up later.
- When any liquid leaked out of a damaged glass cell comes in contact with your hands, please wash it off well with soap and water.

13. Precaution for Use

13.1

A limit sample should be provided by the both parties on an occasion when the both parties agreed its necessity. Judgment by a limit sample shall take effect after the limit sample has been established and confirmed by the both parties.

13.2

On the following occasions, the handing of problem should be decided through discussion and agreement between responsible of the both parties.

- When a question is arisen in this specification.
- When a new problem is arisen this is not specified in this specification.
- When an inspection specifications change or operating condition change in customer is reported to AMSON TFT and some problem is arisen in this specification due to the change.
- When a new problem is arisen at the customer's operating set for sample evaluation in the customer site.

14. Packing Method

TBD