

# Specification for Approval

Customer: \_\_\_\_\_

Model Name: \_\_\_\_\_

Supplier Approval			Customer approval
R&D Designed	R&D Approved	QC Approved	
<i>Peter</i>	<i>Peng Jun</i>		



## Table of Contents

List	Description	Page No.
	Cover	1
	Revision Record	2
	Table of Contents	3
1	Scope	4
2	General Information	4
3	External Dimensions	5
4	Interface Description	6
5	Absolute Maximum Ratings	7
6	Electrical Characteristics	8
7	Timing Characteristics	8
8	Backlight Characteristics	13
9	Optical Characteristics	14
10	Reliability Test Conditions and Methods	16
11	Inspection Standard	17
12	Handling Precautions	21
13	Precaution for Use	22
14	Packing Method	22

## 1. Scope


This specification defines general provisions as well as inspection standards for TFT module supplied by AMSON electronics.

If the event of unforeseen problem or unspecified items may occur, naturally shall negotiate and agree to solution.

## 2. General Information

ITEM	STANDARD VALUES	UNITS
LCD type	2.8" TFT	--
Dot arrangement	240(RGB) × 320	dots
Color filter array	RGB vertical stripe	--
Display mode	TN / Transmission / Normally White	--
Viewing Direction	6 o'clock (Gray scale inversion)	--
Eyes Viewing Direction	12 O'clock	--
Driver IC	ILI9341V	--
Module size	50.0(W) × 69.2(H) × 3.6(T)	mm
Active area	43.2(W) × 57.6(H)	mm
Dot pitch	0.18(W) × 0.18(H)	mm
Interface	4-lines_8bit / 3-lines_9bit SPI 8-/ 9-/16-/18-bit 8080-series system interface 6-/16-/18-bit RGB interface	--
Operating temperature	-20 ~ +70	°C
Storage temperature	-30 ~ +80	°C
Back Light	4 White LED In Parallel	--
Weight	TBD	g

## 3. External Dimensions



## 4. Interface Description

Pin	Symbol	Description.																																																																														
1	LEDK	LED backlight (Cathode).																																																																														
2	LEDA	LED backlight (Anode).																																																																														
3	LEDA	LED backlight (Anode).																																																																														
4	LEDA	LED backlight (Anode).																																																																														
5	LEDA	LED backlight (Anode).																																																																														
6	IM0	System interface Mode																																																																														
		<table border="1"> <thead> <tr> <th>IM3</th> <th>IM2</th> <th>IM1</th> <th>IM0</th> <th>Interface mode</th> <th>DB Pin</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>i80-system 8-bit interface I</td> <td>DB[7:0]</td> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>i80-system 16-bit interface I</td> <td>DB[15:0]</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>i80-system 9-bit interface I</td> <td>DB[8:0]</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>i80-system 18-bit interface I</td> <td>DB[17:0]</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>3-wires_9-bit SPI I</td> <td>CSX,SDA,SCL</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>4-wires_8-bit SPI I</td> <td>CSX,RS,SDA,SCL</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>i80-system 16-bit interface II</td> <td>DB[17:10],DB[8:1]</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>i80-system 8-bit interface II</td> <td>DB[17:10]</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>i80-system 18-bit interface II</td> <td>DB[17:0]</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>i80-system 9-bit interface II</td> <td>DB[17:9]</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>3-wires_9-bit SPI II</td> <td>CSX,SDI,SDO,SCL</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>4-wires_8-bit SPI II</td> <td>CSX,D/CX,SDI,SDO,SCL</td> </tr> </tbody> </table>	IM3	IM2	IM1	IM0	Interface mode	DB Pin	0	0	0	0	i80-system 8-bit interface I	DB[7:0]	0	0	0	1	i80-system 16-bit interface I	DB[15:0]	0	0	1	0	i80-system 9-bit interface I	DB[8:0]	0	0	1	1	i80-system 18-bit interface I	DB[17:0]	0	1	0	1	3-wires_9-bit SPI I	CSX,SDA,SCL	0	1	1	0	4-wires_8-bit SPI I	CSX,RS,SDA,SCL	1	0	0	0	i80-system 16-bit interface II	DB[17:10],DB[8:1]	1	0	0	1	i80-system 8-bit interface II	DB[17:10]	1	0	1	0	i80-system 18-bit interface II	DB[17:0]	1	0	1	1	i80-system 9-bit interface II	DB[17:9]	1	1	0	1	3-wires_9-bit SPI II	CSX,SDI,SDO,SCL	1	1	1	0	4-wires_8-bit SPI II	CSX,D/CX,SDI,SDO,SCL
		IM3	IM2	IM1	IM0	Interface mode	DB Pin																																																																									
		0	0	0	0	i80-system 8-bit interface I	DB[7:0]																																																																									
		0	0	0	1	i80-system 16-bit interface I	DB[15:0]																																																																									
		0	0	1	0	i80-system 9-bit interface I	DB[8:0]																																																																									
		0	0	1	1	i80-system 18-bit interface I	DB[17:0]																																																																									
		0	1	0	1	3-wires_9-bit SPI I	CSX,SDA,SCL																																																																									
		0	1	1	0	4-wires_8-bit SPI I	CSX,RS,SDA,SCL																																																																									
		1	0	0	0	i80-system 16-bit interface II	DB[17:10],DB[8:1]																																																																									
		1	0	0	1	i80-system 8-bit interface II	DB[17:10]																																																																									
		1	0	1	0	i80-system 18-bit interface II	DB[17:0]																																																																									
		1	0	1	1	i80-system 9-bit interface II	DB[17:9]																																																																									
1	1	0	1	3-wires_9-bit SPI II	CSX,SDI,SDO,SCL																																																																											
1	1	1	0	4-wires_8-bit SPI II	CSX,D/CX,SDI,SDO,SCL																																																																											
10	NRESET	Reset input pin, Active "L".																																																																														
11	VSYNC	Vertical sync signal in RGB I/F.																																																																														
12	HSYNC	Horizontal sync signal in RGB I/F.																																																																														
13	DOTCLK	Pixel clock signal in RGB I/F.																																																																														
14	ENABLE	Data enable signal in RGB I/F mode																																																																														
15	D17	<p>18-bit parallel bi-directional data bus for MPU- I system:            8-bit I/F: DB [7:0] is used.            9-bit I/F: DB [8:0] is used.            16-bit I/F: DB [15:10] is used.            18-bit I/F: DB [17:0] is used.</p> <p>18-bit parallel bi-directional data bus for MPU- II system:            8-bit I/F: DB [17:10] is used.            9-bit I/F: DB [17:9] is used.            16-bit I/F: DB [17:10] and DB [8:1] is used.            18-bit I/F: DB [17:0] is used.</p> <p>18-bit input data bus for RGB I/F.            6-bit/pixel: DB[5:0] is used;            16-bit/pixel: DB[17:13]=R[4:0], DB[11:6]=G[5:0] and DB[5:1]=B[4:0];            18-bit/pixel: DB[17:12]=R[5:0], DB[11:6]=G[5:0] and DB[5:0]=B[5:0];</p> Connect unused pins to GND.																																																																														
16	D16																																																																															
17	D15																																																																															
18	D14																																																																															
19	D13																																																																															
20	D12																																																																															
21	D11																																																																															
22	D10																																																																															
23	D9																																																																															
24	D8																																																																															
25	D7																																																																															
26	D6																																																																															
27	D5																																																																															
28	D4																																																																															
29	D3																																																																															
30	D2																																																																															
31	D1																																																																															
32	D0																																																																															

33	SDO	Serial output signal in SPI I/F.
34	SDI_SDA	Serial input signal in SPI I/F.
35	RDX	Reads strobe signal to write data when RDX is “Low” in MPU interface.
36	WRX_D/CX	MCU: Serves as a write signal and writes data at the rising edge. 4-line SPI: Serves as command or parameter select.
37	D/CX_SCL	Display data / command selection in 80-series MPU I/F. D/CX =”0”: Command      D/CX =”1”: Display data. SPI: This pin is used serial interface clock in SPI.
38	CSX	Chip select input pin (“Low” enable) in MPU I/F and SPI I/F.
39	TE	Tearing effect output pin to synchronize MPU to frame writing.
40	IOVCC	I/O power supply.
41	IOVCC	I/O power supply.
42	VCI	System power supply.
43	GND	Power ground
44	XR	TOUCH PIN.
45	YD	
46	XL	
47	YU	
48	GND	Power ground
49	GND	Power ground
50	GND	Power ground

## 5. Absolute Maximum Ratings


Item	Symbol	Min.	Max.	Unit
Logic Supply Voltage	IOVCC	-0.3	4.6	V
Analog Supply Voltage	VCI	-0.3	4.6	V
Input Voltage	V <sub>in</sub>	-0.3	IOVCC+0.3	V
Operating Temperature	T <sub>OP</sub>	-20	70	°C
Storage Temperature	T <sub>ST</sub>	-30	80	°C
Storage Humidity	HD	20	90	%RH

## 6. DC Characteristics

Item	Symbol	Min.	Typ.	Max.	Unit	Remark
Logic Supply Voltage	IOVCC	1.65	1.8/2.8	3.3	V	-
Analog Supply Voltage	VCI	2.5	2.8	3.3	V	-
Input High Voltage	V <sub>IH</sub>	0.7IOVCC	-	IOVCC	V	Digital input pins
Input Low Voltage	V <sub>IL</sub>	GND	-	0.3IOVCC	V	Digital input pins
Output High Voltage	V <sub>OH</sub>	0.8IOVCC	-	IOVCC	V	Digital output pins
Output Low Voltage	V <sub>OL</sub>	GND	-	0.2IOVCC	V	Digital output pins
I/O Leak Current	I <sub>LI</sub>	-0.1	-	0.1	uA	-

## 7. Timing Characteristics


### 7.1 Reset Timing Characteristics



Symbol	Parameter	Related pins	Min.	Typ.	Max.	Note	Unit
t <sub>RESW</sub>	Reset low pulse width <sup>(1)</sup>	RESX	10	-	-	-	µs
t <sub>REST</sub>	Reset complete time <sup>(2)</sup>	-	5	-	-	When reset is applied during Sleep In mode	ms
		-	120	-	-	When reset is applied during Sleep Out mode	ms




## 7.2 i80-System Interface Timing Characteristics




Signal	Symbol	Parameter	min	max	Unit	Description
DCX	tast	Address setup time	0	-	ns	
	taht	Address hold time (Write/Read)	0	-	ns	
CSX	tchw	CSX "H" pulse width	0	-	ns	
	tcs	Chip Select setup time (Write)	15	-	ns	
	trcs	Chip Select setup time (Read ID)	45	-	ns	
	trcsfm	Chip Select setup time (Read FM)	355	-	ns	
	tcsf	Chip Select Wait time (Write/Read)	10	-	ns	
WRX	twc	Write cycle	66	-	ns	
	twrh	Write Control pulse H duration	15	-	ns	
	twrl	Write Control pulse L duration	15	-	ns	
RDX (FM)	trcfm	Read Cycle (FM)	450	-	ns	
	trdhfm	Read Control H duration (FM)	90	-	ns	
	trdlfm	Read Control L duration (FM)	355	-	ns	
RDX (ID)	trc	Read cycle (ID)	160	-	ns	
	trdh	Read Control pulse H duration	90	-	ns	
	trdl	Read Control pulse L duration	45	-	ns	
D[17:0], D[17:10]&D[8:1], D[17:10], D[17:9]	tdst	Write data setup time	10	-	ns	For maximum CL=30pF For minimum CL=8pF
	tdht	Write data hold time	10	-	ns	
	trat	Read access time	-	40	ns	
	tratfm	Read access time	-	340	ns	
	trodh	Read output disable time	20	80	ns	

## 7.3 Display Serial Interface Timing Characteristics (3-line SPI system)




Signal	Symbol	Parameter	min	max	Unit	Description
SCL	tscyww	Serial Clock Cycle (Write)	100	-	ns	
	tshw	SCL "H" Pulse Width (Write)	40	-	ns	
	tslw	SCL "L" Pulse Width (Write)	40	-	ns	
	tscywr	Serial Clock Cycle (Read)	150	-	ns	
	tshr	SCL "H" Pulse Width (Read)	60	-	ns	
SDA / SDI (Input)	tsds	Data setup time (Write)	30	-	ns	
	tsdh	Data hold time (Write)	30	-	ns	
SDA / SDO (Output)	tacc	Access time (Read)	10	-	ns	
	toh	Output disable time (Read)	10	50	ns	
CSX	tsc	SCL-CSX	20	-	ns	
	tchw	CSX "H" Pulse Width	40	-	ns	
	tcss	CSX-SCL Time	60	-	ns	
	tch		65	-	ns	

## 7.4 Display Serial Interface Timing Characteristics (4-line SPI system)




Signal	Symbol	Parameter	min	max	Unit	Description
CSX	$t_{css}$	Chip select time (Write)	40	-	ns	
	$t_{csh}$	Chip select hold time (Read)	40	-	ns	
SCL	$t_{wc}$	Serial clock cycle (Write)	100	-	ns	
	$t_{wrh}$	SCL "H" pulse width (Write)	40	-	ns	
	$t_{wrl}$	SCL "L" pulse width (Write)	40	-	ns	
	$t_{rc}$	Serial clock cycle (Read)	150	-	ns	
	$t_{rdh}$	SCL "H" pulse width (Read)	60	-	ns	
	$t_{rdl}$	SCL "L" pulse width (Read)	60	-	ns	
D/CX	$t_{as}$	D/CX setup time	10	-		
	$t_{ah}$	D/CX hold time (Write / Read)	10	-		
SDA / SDI (Input)	$t_{ds}$	Data setup time (Write)	30	-	ns	
	$t_{dh}$	Data hold time (Write)	30	-	ns	
SDA / SDO (Output)	$t_{acc}$	Access time (Read)	10	-	ns	For maximum CL=30pF
	$t_{od}$	Output disable time (Read)	10	50	ns	For minimum CL=8pF

## 7.5 Parallel 24/18/16-bit RGB Interface Timing Characteristics



Signal	Symbol	Parameter	min	max	Unit	Description	
VSYNC / HSYNC	tSYNCS	VSYNC/HSYNC setup time	15	-	ns	18/16-bit bus RGB interface mode	
	tSYNCH	VSYNC/HSYNC hold time	15	-	ns		
DE	tENS	DE setup time	15	-	ns		
	tENH	DE hold time	15	-	ns		
D[17:0]	tPOS	Data setup time	15	-	ns		
	tPDH	Data hold time	15	-	ns		
DOTCLK	PWDH	DOTCLK high-level period	15	-	ns		
	PWDL	DOTCLK low-level period	15	-	ns		
	tCYCD	DOTCLK cycle time	100	-	ns		
	trgbr, trgbf	DOTCLK, HSYNC, VSYNC rise/fall time	-	15	ns		
VSYNC / HSYNC	tSYNCS	VSYNC/HSYNC setup time	15	-	ns		6-bit bus RGB interface mode
	tSYNCH	VSYNC/HSYNC hold time	15	-	ns		
DE	tENS	DE setup time	15	-	ns		
	tENH	DE hold time	15	-	ns		
D[17:0]	tPOS	Data setup time	15	-	ns		
	tPDH	Data hold time	15	-	ns		
DOTCLK	PWDH	DOTCLK high-level pulse period	15	-	ns		
	PWDL	DOTCLK low-level pulse period	15	-	ns		
	tCYCD	DOTCLK cycle time	100	-	ns		
	trgbr, trgbf	DOTCLK, HSYNC, VSYNC rise/fall time	-	15	ns		

## 8. Backlight Characteristics




BACKLIGHT CIRCUIT

Item	Symbol	MIN	TYP	MAX	UNIT	Test Condition
Supply Voltage	$V_f$	2.9	3.2	3.5	V	$I_f = 60mA$
Supply Current	$I_f$	--	60	80	mA	--
Luminous Intensity for LCM	--	145	185	--	$Cd/m^2$	$I_f = 60mA$
Uniformity for LCM	--	80	--	--	%	$I_f = 60mA$
Life Time	--	50000	--	--	Hr	$I_f = 60mA$
Backlight Color	White					


## 9. Optical Characteristics

ITEM	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT	REMARK	
Brightness	BL	$\theta = \varphi = 0^\circ$	145	185	--	cd/m <sup>2</sup>	Note2	
Contrast Ratio	CR	$\theta = \varphi = 0^\circ$	--	500	--	--	Note3	
Response Time	Tr+ Tf	$\theta = \varphi = 0^\circ$	--	16	--	ms	Note4	
Viewing Angle	Upper	$\theta$	$CR \geq 10$	--	50	--	Note 5	
	Down			--	20	--		
	Right	$\varphi$		--	45	--		
	Left			--	45	--		
Color Filter Chromaticity	White	X y	$\theta = \varphi = 0^\circ$	0.22	0.27	0.32	--	Note 6
				0.24	0.29	0.34	--	
	Red	X y	$\theta = \varphi = 0^\circ$	0.57	0.62	0.67	--	
				0.28	0.33	0.38	--	
	Green	X y	$\theta = \varphi = 0^\circ$	0.26	0.31	0.36	--	
				0.51	0.56	0.61	--	
Blue	X y	$\theta = \varphi = 0^\circ$	0.06	0.11	0.16	--		
			0.03	0.08	0.13	--		

Note1: Definition of Operation Voltage (Vop)




Note2: Definition of Luminance Uniformity :  $L = L(MIN) / L (MAX) \times 100\%$




Note 3. Definition of Contrast Ratio:

$$CR = \text{White Luminance (ON)} / \text{Black Luminance (OFF)}$$

Note 4. Definition of response time : The response time is defined as the time interval between the 10% and 90% amplitudes.



Note 5. Definition of view angle( $\theta$  ,  $\psi$ ) :



Note 6. Light source: C light.

10. Reliability Test Conditions and Methods

NO.	TEST ITEMS	TEST CONDITION	INSPECTION AFTER TEST
<input type="checkbox"/>	High Temperature Storage	80°C±2°C×200Hours	Inspection after 2~4hours storage at room temperature, the samples should be free from defects: 1, Air bubble in the LCD. 2, Seal leak. 3, Non-display. 4, Missing segments. 5, Glass crack. 6, Current IDD is twice higher than initial value. 7, The surface shall be free from damage. 8, The electric characteristic requirements shall be satisfied.
<input type="checkbox"/>	Low Temperature Storage	-30°C±2°C×200Hours	
<input type="checkbox"/>	High Temperature Operating	70°C±2°C×120Hours	
<input type="checkbox"/>	Low Temperature Operating	-20°C±2°C×120Hours	
<input type="checkbox"/>	Temperature Cycle(Storage)	$  \begin{array}{ccccc}  -20^{\circ}\text{C} & \longleftrightarrow & 25^{\circ}\text{C} & \longleftrightarrow & 70^{\circ}\text{C} \\  (30\text{min}) & & (5\text{min}) & & (30\text{min}) \\  & & \longleftarrow & & \longrightarrow \\  & & \text{1cycle} & & \\  & & \text{Total 10cycle} & &   \end{array}  $	
<input type="checkbox"/>	Damp Proof Test (Storage)	50°C±5°C×90%RH×120Hours	
<input type="checkbox"/>	Vibration Test	Frequency:10Hz~55Hz~10Hz Amplitude:1.5M X,Y,Z direction for total 3hours (Packing Condition)	
<input type="checkbox"/>	Drooping Test	Drop to the ground from 1M height one time every side of carton. (Packing Condition)	
<input type="checkbox"/>	ESD Test	Voltage:±8KV,R:330Ω,C:150PF,Air Mode,10times	

REMARK:

- The Test samples should be applied to only one test item.
- Sample side for each test item is 5~10pcs.
- For Damp Proof Test, Pure water(Resistance > 10MΩ)should be used.
- In case of malfunction defect caused by ESD damage, if it would be recovered to normal state after resetting, it would be judge as a good part.
- EL evaluation should be accepted from reliability test with humidity and temperature: Some defects such as black spot/blemish can happen by natural chemical reaction with humidity and Fluorescence EL has.
- Failure Judgment Criterion: Basic Specification Electrical Characteristic, Mechanical Characteristic, Optical Characteristic.



## 11. Inspection Standard

This standard apply to C-STN/TFT module


### 1. Spot check plan:

According to spot check level II ,MIL-STD-105D Level II ,the rank of accept or reject is below:

3A 级、2A 级 : major non-conformance : AQL 0.25 minor non-conformance : AQL 0.4


A 级 : major non-conformance : AQL 0.65 minor non-conformance : AQL 1.

### 2. Inspection condition:



Under daylight lamp 20~40W, product distance inspector 'eye 30cm,incline degree 30°.

### 3. LCD area define:



Area A: display area

Area B: VA area

Area C: out of VA area, not in sight after assembly


Remark: non-conformance at area C, but is OK that isn't influence reliability of product & assembly by customer.



## 4. Inspection standard


### 4.1 Major non-conformance

NO.	Item	Inspection standard	Rate
4.1.1	Function non-conformance	1) No display, display abnormally 2) Miss line, short 3) B/L no function or function abnormally 4) TP no function	major
4.1.2	miss	No matter miss what component	
4.1.3	Out of size	Module dimension out of spec	

### 4.2 Appearance non-conformance

NO.	Item	Inspection standard	Rate																												
4.2.1	Black or white spot (power on)	dot non-conformance define $\Phi$ $\Phi = \frac{(x+y)}{2}$ 	Minor																												
		<b>A grade</b> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th rowspan="2">Area</th> <th colspan="3">Most approve q'ty</th> </tr> <tr> <th>A</th> <th>B</th> <th>C</th> </tr> </thead> <tbody> <tr> <td>Size (mm)</td> <td></td> <td></td> <td></td> </tr> <tr> <td><math>\Phi \leq 0.10</math></td> <td colspan="3">ignore</td> </tr> <tr> <td><math>0.10 &lt; \Phi \leq 0.15</math></td> <td colspan="3">3</td> </tr> <tr> <td><math>0.15 &lt; \Phi \leq 0.20</math></td> <td colspan="3">2</td> </tr> <tr> <td><math>0.20 &lt; \Phi \leq 0.25</math></td> <td colspan="3">1</td> </tr> <tr> <td><math>0.25 &lt; \Phi</math></td> <td colspan="3">0</td> </tr> </tbody> </table> <p>Most approve 4 damages, dot to dot <math>\geq 10\text{mm}</math></p>		Area	Most approve q'ty			A	B	C	Size (mm)				$\Phi \leq 0.10$	ignore			$0.10 < \Phi \leq 0.15$	3			$0.15 < \Phi \leq 0.20$	2			$0.20 < \Phi \leq 0.25$	1			$0.25 < \Phi$
Area	Most approve q'ty																														
	A	B	C																												
Size (mm)																															
$\Phi \leq 0.10$	ignore																														
$0.10 < \Phi \leq 0.15$	3																														
$0.15 < \Phi \leq 0.20$	2																														
$0.20 < \Phi \leq 0.25$	1																														
$0.25 < \Phi$	0																														

4.2.2	Black or white line (power on)	<b>A grade</b> <table border="1"> <thead> <tr> <th colspan="2">Size(mm)</th> <th colspan="3">Most approve q'ty</th> </tr> <tr> <th>L(length)</th> <th>W(width)</th> <th>A</th> <th>B</th> <th>C</th> </tr> </thead> <tbody> <tr> <td>ignore</td> <td><math>W \leq 0.03</math></td> <td colspan="3">ignore</td> <td rowspan="4">ignore</td> </tr> <tr> <td><math>L \leq 5.0</math></td> <td><math>0.03 &lt; W \leq 0.05</math></td> <td colspan="3">2</td> </tr> <tr> <td><math>L \leq 3.0</math></td> <td><math>0.05 &lt; W \leq 0.07</math></td> <td colspan="3">1</td> </tr> <tr> <td></td> <td><math>0.07 &lt; W</math></td> <td colspan="3">Treat with dot non-conformance</td> </tr> </tbody> </table>					Size(mm)		Most approve q'ty			L(length)	W(width)	A	B	C	ignore	$W \leq 0.03$	ignore			ignore	$L \leq 5.0$	$0.03 < W \leq 0.05$	2			$L \leq 3.0$	$0.05 < W \leq 0.07$	1				$0.07 < W$	Treat with dot non-conformance			Minor
		Size(mm)		Most approve q'ty																																		
L(length)	W(width)	A	B	C																																		
ignore	$W \leq 0.03$	ignore			ignore																																	
$L \leq 5.0$	$0.03 < W \leq 0.05$	2																																				
$L \leq 3.0$	$0.05 < W \leq 0.07$	1																																				
	$0.07 < W$	Treat with dot non-conformance																																				
<b>Most approve 3 damages, line to line <math>\geq 10\text{mm}</math></b>																																						
4.2.3	Polarizer position	1) Polarizer attach meet drawing, disallow out of LCD. 2) Polarizer must cover display area (special require unless)					Minor																															
4.2.4	LCD non-conformance	<b>(i) crash at side (remark: S=ITO length)</b>  <table border="1"> <thead> <tr> <th>X</th> <th>Y</th> <th>Z</th> </tr> </thead> <tbody> <tr> <td><math>\leq 3.0</math></td> <td><math>\leq S</math></td> <td>ignore</td> </tr> </tbody> </table> <b>Crash disallow extend to ITO or seal.</b>					X	Y	Z	$\leq 3.0$	$\leq S$	ignore	Minor																									
		X	Y	Z																																		
$\leq 3.0$	$\leq S$	ignore																																				
<b>(ii) commonly surface scathe</b>  <table border="1"> <thead> <tr> <th>X</th> <th>Y</th> <th>Z</th> </tr> </thead> <tbody> <tr> <td><math>\leq 2.0</math></td> <td>&lt;frame edge</td> <td>ignore</td> </tr> </tbody> </table>					X	Y	Z	$\leq 2.0$	<frame edge	ignore																												
X	Y	Z																																				
$\leq 2.0$	<frame edge	ignore																																				

		<p>(iii) crack Disallow extend crack</p>  <p>The diagram shows a 3D perspective of a layered structure with three horizontal layers. A crack is shown extending from the bottom layer upwards through the middle layer. An arrow points to the crack with the label 'crack'.</p>	
4.2.5	Contrast voltage warp	VOP/Vlcd voltage of confirmed sample $\pm 0.15V$	Minor
4.2.6	color	Color & luminance of module scope reference spec	Minor
4.2.7	Cross talk	Reference confirmed limit sample	Minor

## 12. Handling Precautions

### 12.1 Mounting method

The LCD panel of AMSON TFT module consists of two thin glass plates with polarizers which easily be damaged. And since the module is so constructed as to be fixed by utilizing fitting holes in the printed circuit board.

Extreme care should be needed when handling the LCD modules.

### 12.2 Caution of LCD handling and cleaning

When cleaning the display surface, Use soft cloth with solvent

[Recommended below] and wipe lightly

- Isopropyl alcohol
- Ethyl alcohol

Do not wipe the display surface with dry or hard materials that will damage the polarizer surface.

Do not use the following solvent:

- Water
- Aromatics

Do not wipe ITO pad area with the dry or hard materials that will damage the ITO patterns

Do not use the following solvent on the pad or prevent it from being contaminated:

- Soldering flux
- Chlorine (Cl) , Sulfur (S)

If goods were sent without being silicon coated on the pad, ITO patterns could be damaged due to the corrosion as time goes on.

If ITO corrosion happens by miss-handling or using some materials such as Chlorine (Cl), Sulfur (S) from customer, Responsibility is on customer.

### 12.3 Caution against static charge

The LCD module uses C-MOS LSI drivers, so we recommend that you:

Connect any unused input terminal to VDD or GND, do not input any signals before power is turned on, and ground your body, work/assembly areas, and assembly equipment to protect against static electricity.

### 12.4 packing

- Module employs LCD elements and must be treated as such.
- Avoid intense shock and falls from a height.
- To prevent modules from degradation, do not operate or store them exposed direct to sunshine or high temperature/humidity

### 12.5 Caution for operation

- It is an indispensable condition to drive LCD's within the specified voltage limit since the higher voltage than the limit causes the shorter LCD life.
- An electrochemical reaction due to direct current causes LCD's undesirable deterioration, so that the use of direct current drive should be avoided.
- Response time will be extremely delayed at lower temperature than the operating temperature range and on the other hand at higher temperature LCD's show dark color in them. However those phenomena do not mean malfunction or out of order with LCD's, which will come back in the specified operation temperature.
- If the display area is pushed hard during operation, some font will be abnormally displayed but it resumes normal condition after turning off once.
- Slight dew depositing on terminals is a cause for electro-chemical reaction resulting in terminal open circuit.

Usage under the maximum operating temperature, 50%Rh or less is required.

## 12.6 storing

In the case of storing for a long period of time for instance, for years for the purpose or replacement use, the following ways are recommended.

- Storage in a polyethylene bag with the opening sealed so as not to enter fresh air outside in it. And with no desiccant.
- Placing in a dark place where neither exposure to direct sunlight nor light's keeping the storage temperature range.
- Storing with no touch on polarizer surface by the anything else.  
[It is recommended to store them as they have been contained in the inner container at the time of delivery from us.]

## 12.7 Safety

- It is recommendable to crash damaged or unnecessary LCD's into pieces and wash off liquid crystal by either of solvents such as acetone and ethanol, which should be burned up later.
- When any liquid leaked out of a damaged glass cell comes in contact with your hands, please wash it off well with soap and water.

## 13. Precaution for Use

### 13.1

A limit sample should be provided by the both parties on an occasion when the both parties agreed its necessity. Judgment by a limit sample shall take effect after the limit sample has been established and confirmed by the both parties.

### 13.2

On the following occasions, the handing of problem should be decided through discussion and agreement between responsible of the both parties.

- When a question is arisen in this specification.
- When a new problem is arisen this is not specified in this specification.
- When an inspection specifications change or operating condition change in customer is reported to AMSON TFT and some problem is arisen in this specification due to the change.
- When a new problem is arisen at the customer's operating set for sample evaluation in the customer site.

## 14. Packing Method

TBD